Non-volatile resistive switching is demonstrated in memristors with nanocrystalline molybdenum disulfide (MoS2) as the active material. The vertical heterostructures consist of silicon, vertically aligned MoS2 and chrome / gold metal electrodes. Electrical characterizations reveal a bipolar and forming free switching process with stable retention for at least 2500 seconds. Controlled experiments carried out in ambient and vacuum conditions suggest that the observed resistive switching is based on hydroxyl ions (OH -). These originate from catalytic splitting of adsorbed water molecules by MoS2. Experimental results in combination with analytical simulations further suggest that electric field driven movement of the mobile OHions along the vertical MoS2 layers influences the energy barrier at the Si/MoS2 interface. The scalable and semiconductor production compatible device fabrication process used in this work offers the opportunity to integrate such memristors into existing Si technology for future neuromorphic applications. The observed ion-based plasticity may be exploited in ionicelectronic devices based on TMDs and other 2D materials for memristive applications.
Introduction
Next generation computing is strongly believed to be the way forward to accommodate the vastly growing demands on computing, storage and communication. [1] Neuromorphic computing falls into this category and envisions the realization of artificial neural systems using electronic circuits to mimic the functioning of the human brain. [2] [3] [4] A neuromorphic computer, such is the hope, should be able to emulate the low power operation, highly efficient processing and real-time complex multi-tasking (parallel information processing) capabilities of the brain. [5, 6] Significant research efforts are directed towards imitating neural synaptic plasticity, which is a feature that enables the brain to learn and process new information. [7] [8] [9] [10] [11] Electronic devices that can mimic this feature even to a certain extent are becoming highly desirable.
Memristors (memory resistors), which are two-terminal passive circuit elements, are seen as primary candidates owing to the reversible resistive switching (RS) behavior they exhibit. [12, 13] Memristors typically consist of metal-insulator-metal (MIM) structures, in which the insulator acts as the RS medium. The RS media of conventional MIM memristors are often based on phase change materials [14, 15] or transition-metal oxides (TMOs). [13, 14, [16] [17] [18] The latter form and retract conductive filaments (CF) to trigger the RS effect and often require high currents initially to form the filaments. Recently, two-dimensional (2D) transition metal dichalcogenides (TMDs) have also been investigated for their potential use as a RS medium in memristor devices. [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] So far, mostly planar or lateral devices based on horizontally aligned TMD layers obtained either by mechanical exfoliation or chemical vapor deposition have been studied.
Molybdenum disulfide (MoS2) is a prominent member of the 2D TMD family that is getting considerable attention on account of its interesting electronic properties including a thicknessdependent band gap [31] [32] [33] and memristive behavior. The latter has so far been attributed to biasinduced migration of sulfur vacancies and grain boundaries in the case of single layer MoS2 [19, 22] , and lattice distortion, reversible modulation of MoS2 phases and migration of oxygen ions in multilayers. [20, 27, 29] Nevertheless, the origin and mechanism of the RS behavior of MoS2 is still under debate.
Recently, we demonstrated the presence of OHand their field-induced movement in vapor-phase grown MoS2 with vertically aligned layers. [34, 35] Here, we demonstrate the existence and investigate the origin of nonvolatile resistive switching in silicon (Si) / MoS2 / metal heterostructure devices, where MoS2 with vertically aligned layers serves as the RS medium. In analogy to the conventional MIM configuration, we name the devices in this work semiconductor / semiconductor / metal (SSM) memristors. The OHion-mediated RS behavior is observed in vertically aligned MoS2 layers in a vertical device architecture, which is preferred for practical applications due to its potential for ultimately small footprints. [23] The fabrication process used in this work is scalable and semiconductor manufacturing compatible and includes the growth of large-area MoS2 directly on Si. This is an important aspect towards future integration of such devices with the existing Si-technology platform.
Results and Discussion
Direct current (DC) current-voltage (I-V) and current-time (I-t) measurements were conducted on the SSM memristors in a Lakeshore cryogenic probe station using a Keithley 4200SCS parameter analyzer. The DC measurements were conducted in both ambient and vacuum conditions, at room temperature. Voltage was applied to the top electrode (VTE) while keeping the Si grounded as illustrated in the wiring setup shown in the inset of Figure 1a . First, different DC sweep ranges were applied to determine the window of operation for RS. It was found that the switching effect in the negative bias regime becomes observable only for VTE ≤ -4 V and generally scales with the magnitude of the applied bias (supporting information Figure S1 ). To avert potential device damage caused by voltage stress during measurements, further I-V measurements were limited to ±5 V. Figure 1a shows a representative I-V characteristics of the SSM memristors in ambient conditons. It exhibits a forming free and bipolar RS behavior, in which the resistance state is modulated between two resistance levels, namely the high resistance state (HRS) and the low resistance state (LRS). Transition from the HRS to LRS (SET process) is observed in the negative bias regime, while the reverse transition from the LRS to HRS (RESET process) happens in the positive bias regime. This bipolar switching process is similar to valence change switching in transition metal oxides, albeit different underlying mechanisms apply. [36] The I-V measurements were carried out in the following sequence. First, $% was swept from 0 to -5 V (sweep 1), during which the onset of the SET process is observed at about -4 V. As a result, the device switches from the HRS to the LRS leading to the observed current increase. Next, VTE was swept from -5 V back to 0 V (sweep 2) during which the device remains in the LRS. Afterwards, VTE was swept from 0 V to +5 V (sweep 3) and finally back to 0 V (sweep 4). The device maintains the LRS during sweep 3, but it switches to the HRS during sweep 4. It is observed that the switching ratio of the RESET process is much smaller than that of the SET process. In addition to the observed hysteretic behavior, which is the main focus of this work, the I-V characteristics in Figure 1a [27] In the present devices, the observed RS effect can be explained by movement of OHions inside the layered MoS2. Such ions have been experimentally observed in a previous study through analytical methods and eletrical measurements. [34] There, it was also demonstrated that the OHions move presumably along the van der Waals (vdW) gaps towards (away from) the Si/MoS2 interface in response to a negative (positive) bias applied on the top electrode. [34, 35] These ions are expected to originate from water molecules that have been split by the catalytic effect of MoS2 on water. [37] [38] [39] This is in line with other reports where the layered crystal structure of MoS2 and the associated anisotripic electronic properties facilitate ion transport along the layers. [27, 40, 41] To visualize how the RS effect takes place in the present system, schematic band diagrams are provided in Figure 1b Non-volatility of RS, and in particular endurance and state-retention, are important figures of merit for device applicability. Endurance is a measure of how many times a memristor device can be switched between the LRS and HRS while maintaining a reasonable switching ratio. [13, 21] State-retention is also commonly used to test if the resistance states are stable over a period of time, following the SET-and RESET transitions. [13, 21] To achieve reliable results during endurance tests, determining the right programming time and programming voltages for the SET and RESET processes is very crucial and can only be done empirically. Initial experiments to this end can be found in the supporting information ( Figure S2 ). After obtaining appropriate measurement parameters, we carried out endurance tests for 140 manual DC switching cycles in ambient conditions. The endurance data was acquired by reading out the resistance values from the corresponding current levels at -1.5 V during each switching cycle (READ). Each READ was done immediately after a SET and RESET at programming voltages of -3.5 V and +4 V, respectively, which were applied as step voltage signals held for 2 s. The results obtained are shown in Figure 2a , where a clear RS behavior is evident for 140 manual DC switching cycles. The endurance data exhibits a distinct resistance drift in the beginning.
This may be attributed to an initial reduction of negative ions inside MoS2 due to their interaction with holes in the Si or to an intial redistribution of the ions from an equal distribution to a more concentrated (Gaussian) distribution due to the electric fields. The data also shows a less pronounced resistance drift in further cycles, which requires future investigation. As shown in the supporting information ( Figure S3a and S3c), similar drift characteistics were also observed in endurance measurements on other devices. Despite the general similarity, slight variations in the absolute resistance values among different devices are noticed. Such a cell-tocell (spatial) variability is in fact a major challenge for RS devices in general, and it is believed to hinder their use for computing and memory applications. [13] In 2D TMD memristors, this may be partially attributed to the lack of spatial homogeneity in the large area TMD films [22] , an issue that can be expected to be solved by further maturing the manufacturing technology.
State retention measurements were also performed in ambient atmosphere according to the following procedure. First, a SET voltage of -4 V was applied for 2 s to switch the device to the LRS, followed by 400 subsequent READ operations at -1.5 V. Next, immediately after the 400 th readout cycle in the LRS, a RESET voltage of +4 V was applied for 2 s to switch to the HRS. Then, another 400 subsequent READ operations were performed in the HRS. Figure   2b shows the resulting retention data demonstrating that the devices are able to retain the resistance states for at least 2500 seconds, albeit with a slight resistance shift in the LRS after 1900 seconds (after the 300 th readout cycle). This shift appears to be random and is not fully understood. It may be due to a parasitic influence on the OHions during the READ phase, which can be addressed with a more suitable READ voltage in the future. Nevertheless, the overall stable state retention data suggests that the mobile OHions dictating the RS effect drift substantially only during the programming phases, and not during the READ phase.
We peformed analytical simulations that take into account the position of the ions within the MoS2 and found that it determines the electric field distribution in the structures. This in turn influences the MoS2 band alignment with respect to Si and therefore the energy barriers at the Si/MoS2 interface. Figure 2c (Figure 2d ). This influences the charge carrier transfer from Si to MoS2 and gives rise to different resistance states depending on the position of the mobile charges. The fundamentals and details behind the analytical calculations can be found in. [42] We also investigated the influence of voltage sweep rates on the RS behavior and noticed an increase in the switching ratio and a decrease in the onset-voltage of the SET process for a decreasing sweep rate (Figure 3a) . A similar observation was reported by Ge et. al, who attributed the decrease in SET voltage to an enhanced ionic diffusion as a result of the additional time that the slower sweep rate offers. [23] Measurements in vacuum at 7 x 10 -5 mbar were carried out to confirm the hypothesis that the driving force behind the RS phenomenon originates from catalytically split water adsorbates. The devices were kept in the vacuum chamber with active pumping for about 64 hours prior to the measurements to ensure that water molecules were extracted efficiently. Figure 1a ). This is confirmed by endurance data in vacuum, which also shows a negligible difference between the HRS and LRS (Figure 3c ). Similar trends were obtained from endurance tests carried out in vacuum conditions on other devices, as shown in the supporting information ( Figure S3b and S3d).
Finally, we conducted an experiment where endurance tests were carried out first in ambient, then in vacuum and then again in ambient conditions on the same device. As results in Figure. 3d -f show that, the strong RS effect is restored in ambient condition after it disappeared in vacuum, affirming our initial premise. There exist very few experimental reports on RS of two-terminal MoS2 memristors with a vertical architecture in vacuum conditions.
Sangwan et al. have reported gate-modulated RS in vacuum of single layer polycrystalline
MoS2-based three-terminal memtransistors with a lateral arctechture and attributed the RS effect to migration of grain boundaries and sulfur vacancies. [19, 22] The absence of considerable switching windows in our measurements under vacuum, however, rules out a dominating role of grain boundaries and sulfur vacancies in the RS. Kalita et al. have reported a volatile threshold switching effect in graphene / vertical MoS2 / Ni structures that is reduced in vacuum.
They attributed the effect to oxygen in ambient conditions [29] , different to the results and conclusions presented here. Furthermore, the scalable fabrication processes employed in this work lays out a path for easy integration of novel 2D materials-based memristors with existing semiconductor technology.
Conclusion

Experimental Section
To fabricate the SSM heterostructure memristors, MoS2 films were grown by thermally assisted conversion of molybdenum under sulfur atmosphere directly on p-type Si (100) substrates.
Details of the MoS2 synthesis process are described in the supporting information and in. [34] After MoS2 growth, top electrodes were defined on the MoS2 films though a photolithography step followed by evaporation of 20 nm chromium (Cr) and 120 nm gold (Au) and a lift-off process. Next, a Cr/Au metal back contact was formed on the Si substrates through evaporation.
In the resultant SSM memristors, vertically aligned MoS2 is sandwiched between Cr and Si.
The complete fabrication process scheme and a top-view scanning electron microscope image are provided in the supporting information ( Figure S4a and S4b). The MoS2 phase formation in the as-grown films was confirmed using micro Raman spectroscopy at a laser wavelength of 532 nm. Figure 4a shows the acquired Raman spectrum with the two prominent peaks corresponding to the E 1 2g and A1g modes of 2H-MoS2 phase. [43] The peak intensity of the A1g mode is nearly four times higher than that of E 1 2g, indicating the formation of vertically aligned MoS2 layers. [44, 45] Atomic force microscopy (AFM) was used to measure the thickness of the as-grown films, which is found to be ~15 nm (Figure 4b ). Transmission electron microscopy (TEM) was employed to investigate the cross-section of the device structure. The crosssectional TEM image in Figure 4c shows predominantly vertical orientation of MoS2 layers with respect to the Si substrate. This is in agreement with the Raman studies where the vertical orientation of the MoS2 layers is manifested by the large A1g/E 1 2g peak intensity ratio ( Figure   4a ). The TEM images also reveal a ~ 2.5 nm interfacial silicon oxide layer (IL) between Si and MoS2. This IL is presumably very leaky compared to standard silicon dioxide (SiO2) of similar thickness at comparable bias level [46] and is therefore considered nearly transparent to electrons under DC bias. Hence, the charge carrier transport between Si and MoS2 is nearly unaffected by the presence of this layer. A schematic of the device structure is depicted in Figure 4d .
Supporting Information
Supporting Information is available from the Wiley Online Library or from the author. A SET voltage of -4V was applied for 2 s on the tope electrode followed by 400 subsequent current readings at -1.5 V from which the LRS resistances were determined. The procedure was repeated after a RESET at +4V. The vertical axis shows the device's resistance normalized to the device area (200 x 200 µm 2 ) and the horizontal axis shows time, which is translated from the corresponding READ cycles accomplished in the LRS (HRS) after applying the negative (positive) programing voltages. Analytical calculations demonstrating the influence of electric fieldinduced movement of mobile OHions on the hole barrier at the Si/MoS2 interface: (c) Gaussian distribution of the negative mobile charges inside the MoS2 bulk at an initial position before biasing (blue), shifted to the Si/MoS2 interface by negative bias (red) and shifted to the Cr/MoS2 interface by positive bias (black). N(x) in the y-axis is the negative ion charge concentration and the x-axis is the distance between the Si/MoS2 and Cr/MoS2 interfaces, which basically is the same as the MoS2 film thickness. (d) Analytical calculation showing the alignment of the MoS2 valence band (EV) for charge positions indicated in (c). In both graphs, the Si/MoS2 interface is considered at the left vertical axis, while the Cr/MoS2 interface is considered at the right vertical axis. The calculations show a decrease of the hole barrier at the Si/MoS2 interface for negative bias as negative mobile charges are driven towards the interface and an increase during positive bias that pulls the mobile charges away from the interface. Hence, this influence on the barrier translates into the LRS for negative bias and HRS for positive bias. (Figure 2a ), suggesting a considerable effect of adsorbents from the environment on the RS behavior. (c) Endurance test performed in vacuum conditions (7x10 -5 mbar) on the same device tested in Figure 3a , showing a negligible RS behavior in the absence of adsorbents. The endurance data here is acquired following exactly the same procedure described in Figure 3a . Room temperature endurance measurements carried out on a single MoS2-based SSM device under three conditions (i.e. ambient, vacuum and then again in ambient): (d) Endurance data for 100 manual DC switching cycles performed in ambient conditions showing a clear RS effect. (e) Endurance test of the same device in vacuum conditions showing negligible RS effect in the absence of adsorbents. The test was carried out immediately after the ambient measurements in "c". (f) Endurance test performed on the same device again in ambient condition after venting the chamber following the vacuum measurements in "d". The observation that the RS effect is much more pronounced in ambient conditions but disappears in vacuum supports a water adsorbent-driven process. The resistance values of the LRS and HRS in each cycle were determined by measuring the current as a function of time at a reading bias of -1.5 V immediately after applying the set/reset programming voltages, respectively. 
